H38495

s 00091/00000/00000

d D 1.1 02/03/13 20:31:04 patch 2 1

cC

cF1

cK07223

cO-rw-rw-r--

e

s 00000/00000/00000

d D 1.0 02/03/13 20:31:04 patch 1 0

c BitKeeper file /home/marcelo/bk/linux-2.4/arch/mips/kernel/irq_cpu.c

cBtorvalds@athlon.transmeta.com|ChangeSet|20020205173056|16047|c1d11a41ed024864

cHplucky.distro.conectiva

cK06483

cParch/mips/kernel/irq_cpu.c

cR85b25190ed0fab14

cV4

cX0x821

cZ-03:00

e

u

U

f e 0

f x 0x821

t

T

I 2
/*
 * Copyright 2001 MontaVista Software Inc.
 * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
 *
 * This file define the irq handler for MIPS CPU interrupts.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/*
 * Almost all MIPS CPUs define 8 interrupt sources.  They are typically
 * level triggered (i.e., cannot be cleared from CPU; must be cleared from
 * device).  The first two are software interrupts.  The last one is 
 * usually cpu timer interrupt if coutner register is present.
 *
 * This file exports one global function:
 *	mips_cpu_irq_init(u32 irq_base);
 */
#include <linux/interrupt.h>
#include <linux/types.h>
#include <linux/kernel.h>

#include <asm/mipsregs.h>

static int mips_cpu_irq_base = -1;

static void mips_cpu_irq_enable(unsigned int irq)
{
	clear_cp0_cause( 1 << (irq - mips_cpu_irq_base + 8));
	set_cp0_status(1 << (irq - mips_cpu_irq_base + 8));
}

static void mips_cpu_irq_disable(unsigned int irq)
{
	clear_cp0_status(1 << (irq - mips_cpu_irq_base + 8));
}

static unsigned int mips_cpu_irq_startup(unsigned int irq)
{
	mips_cpu_irq_enable(irq);

	return 0;
}

#define	mips_cpu_irq_shutdown	mips_cpu_irq_disable

static void mips_cpu_irq_ack(unsigned int irq)
{
	/* although we attemp to clear the IP bit in cause reigster, I think
	 * usually it is cleared by device (irq source)
	 */
	clear_cp0_cause(1 << (irq - mips_cpu_irq_base + 8));

	/* disable this interrupt - so that we safe proceed to the handler */
	mips_cpu_irq_disable(irq);
}

static void mips_cpu_irq_end(unsigned int irq)
{
	if(!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS)))
		mips_cpu_irq_enable(irq);
}

static hw_irq_controller mips_cpu_irq_controller = {
	"CPU_irq",
	mips_cpu_irq_startup,
	mips_cpu_irq_shutdown,
	mips_cpu_irq_enable,
	mips_cpu_irq_disable,
	mips_cpu_irq_ack,
	mips_cpu_irq_end,
	NULL			/* no affinity stuff for UP */
};


void mips_cpu_irq_init(u32 irq_base)
{
	u32 i;

	for (i = irq_base; i < irq_base + 8; i++) {
		irq_desc[i].status = IRQ_DISABLED;
		irq_desc[i].action = NULL;
		irq_desc[i].depth = 1;
		irq_desc[i].handler = &mips_cpu_irq_controller;
	}

	mips_cpu_irq_base = irq_base;
}

E 2

I 1

E 1