patch-2.3.35 linux/include/asm-sparc64/sysio.h
Next file: linux/include/asm-sparc64/termios.h
Previous file: linux/include/asm-sparc64/stat.h
Back to the patch index
Back to the overall index
- Lines: 442
- Date:
Wed Dec 31 16:00:00 1969
- Orig file:
v2.3.34/linux/include/asm-sparc64/sysio.h
- Orig date:
Tue Aug 31 17:29:14 1999
diff -u --recursive --new-file v2.3.34/linux/include/asm-sparc64/sysio.h linux/include/asm-sparc64/sysio.h
@@ -1,441 +0,0 @@
-/* $Id: sysio.h,v 1.9 1999/08/30 10:15:03 davem Exp $
- * sysio.h: UltraSparc sun5 specific SBUS definitions.
- *
- * Copyright (C) 1997 David S. Miller (davem@caip.rutgers.edu)
- */
-
-#ifndef __SPARC64_SYSIO_H
-#define __SPARC64_SYSIO_H
-
-#include <linux/types.h>
-
-/* SUN5 SYSIO Register Set, one per controller probed. */
-struct sysio_regs {
-/*0x0000*/ volatile u64 upa_id; /* SYSIO UPA Port ID Register */
-/*0x0008*/ volatile u64 upa_cfg; /* SYSIO UPA Config Register */
-/*0x0010*/ volatile u64 control; /* SYSIO Control Register */
-/*0x0018*/ volatile u64 _unused1;
-/*0x0020*/ volatile u64 ecc_control; /* ECC Control Register */
-/*0x0028*/ volatile u64 _unused2;
-
- /* Uncorrectable Error Fault Registers */
-/*0x0030*/ volatile u64 ue_afsr; /* UE Async Fault Status */
-/*0x0038*/ volatile u64 ue_afar; /* UE Async Fault Address */
-
- /* Correctable Error Fault Registers */
-/*0x0040*/ volatile u64 ce_afsr; /* CE Async Fault Status */
-/*0x0048*/ volatile u64 ce_afar; /* CE Async Fault Address */
-
- volatile u64 __pad0[0x16];
-
- /* Performance Monitoring Registers */
-/*0x0100*/ volatile u64 pmon_control;
-/*0x0108*/ volatile u64 pmon_counter;
-
- volatile u64 __pad1[0x3de];
-
- /* SBUS Module Registers */
-/*0x2000*/ volatile u64 sbus_control; /* SBUS Control Register */
-/*0x2008*/ volatile u64 _unused3;
-/*0x2010*/ volatile u64 sbus_afsr; /* SBUS Async Fault Status */
-/*0x2018*/ volatile u64 sbus_afar; /* SBUS Async Fault Address */
-
- /* SBUS Slot Configuration Registers.
- * On Fusion/Electron/Pulsar desktops/servers slots 4-->6
- * are for on-board devices, in particular for Electron/Pulsar
- * they are:
- *
- * slot 4) Audio
- * slot 5) MACIO
- * slot 6) SLAVIO
- *
- * On Sunfire/Starfire/Wildfire enterprise boxen these upper slots
- * are unused.
- */
-/*0x2020*/ volatile u64 sbus_s0cfg; /* SBUS Slot 0 Config */
-/*0x2028*/ volatile u64 sbus_s1cfg; /* SBUS Slot 1 Config */
-/*0x2030*/ volatile u64 sbus_s2cfg; /* SBUS Slot 2 Config */
-/*0x2038*/ volatile u64 sbus_s3cfg; /* SBUS Slot 3 Config */
-/*0x2040*/ volatile u64 sbus_s4cfg; /* SBUS Slot 4 Config */
-/*0x2048*/ volatile u64 sbus_s5cfg; /* SBUS Slot 5 Config */
-/*0x2050*/ volatile u64 sbus_s6cfg; /* SBUS Slot 6 Config */
-
- volatile u64 __pad2[0x75];
-
- /* SBUS IOMMU lives here */
-/*0x2400*/ volatile u64 iommu_control; /* IOMMU Control */
-/*0x2408*/ volatile u64 iommu_tsbbase; /* IOMMU TSB Base */
-/*0x2410*/ volatile u64 iommu_flush; /* IOMMU Flush Register */
-
- volatile u64 __pad3[0x7d];
-
- /* SBUS/IOMMU Streaming Buffer Registers */
-/*0x2800*/ volatile u64 sbuf_control; /* StrBuffer Control */
-/*0x2808*/ volatile u64 sbuf_pflush; /* StrBuffer Page Flush */
-/*0x2810*/ volatile u64 sbuf_fsync; /* StrBuffer Flush Synchronization Reg */
-
- volatile u64 __pad4[0x7d];
-
- /* Interrupt mapping/control registers */
-/*0x2c00*/ volatile u32 _uim0, imap_slot0; /* SBUS Slot 0 Int Mapping */
-/*0x2c08*/ volatile u32 _uim1, imap_slot1; /* SBUS Slot 1 Int Mapping */
-/*0x2c10*/ volatile u32 _uim2, imap_slot2; /* SBUS Slot 2 Int Mapping */
-/*0x2c18*/ volatile u32 _uim3, imap_slot3; /* SBUS Slot 3 Int Mapping */
-
- /* Interrupt Retry Timer. */
-/*0x2c20*/ volatile u32 _irpad, irq_retry;
-
- volatile u64 __pad5[0x7b];
-
- /* The following are only used on Fusion/Electron/Pulsar
- * desktop systems, they mean nothing on Sunfire/Starfire/Wildfire
- */
-/*0x3000*/ volatile u32 _uis, imap_scsi; /* SCSI Int Mapping */
-/*0x3008*/ volatile u32 _uie, imap_eth; /* Ethernet Int Mapping */
-/*0x3010*/ volatile u32 _uip, imap_bpp; /* Parallel Port Int Mapping */
-/*0x3018*/ volatile u32 _uia, imap_audio; /* Audio Int Mapping */
-/*0x3020*/ volatile u32 _uipf, imap_pfail; /* Power Fail Int Mapping */
-/*0x3028*/ volatile u32 _uik, imap_kms; /* Kbd/Ms/Serial Int Mapping */
-/*0x3030*/ volatile u32 _uif, imap_flpy; /* Floppy Int Mapping */
-/*0x3038*/ volatile u32 _uishw, imap_shw; /* Spare HW Int Mapping */
-/*0x3040*/ volatile u32 _uikbd, imap_kbd; /* Kbd Only Int Mapping */
-/*0x3048*/ volatile u32 _uims, imap_ms; /* Mouse Only Int Mapping */
-/*0x3050*/ volatile u32 _uiser, imap_ser; /* Serial Only Int Mapping */
-/*0x3058*/ volatile u64 _imap_unused;
-/*0x3060*/ volatile u32 _uit0, imap_tim0; /* Timer 0 Int Mapping */
-/*0x3068*/ volatile u32 _uit1, imap_tim1; /* Timer 1 Int Mapping */
-/*0x3070*/ volatile u32 _uiue, imap_ue; /* UE Int Mapping */
-/*0x3078*/ volatile u32 _uice, imap_ce; /* CE Int Mapping */
-/*0x3080*/ volatile u32 _uisbe, imap_sberr; /* SBUS Err Int Mapping */
-/*0x3088*/ volatile u32 _uipm, imap_pmgmt; /* Power Mgmt Int Mapping */
-/*0x3090*/ volatile u32 _uigfx, imap_gfx; /* OB Graphics Int Mapping */
-/*0x3098*/ volatile u32 _uieupa, imap_eupa; /* UPA Expansion Int Mapping */
-
- volatile u64 __pad6[0x6c];
-
- /* Interrupt Clear Registers */
-/*0x3400*/ volatile u32 __ucu0, iclr_unused0;
-/*0x3408*/ volatile u32 _ucs0, iclr_slot0;
- volatile u64 __pad7[0x7];
-/*0x3448*/ volatile u32 _ucs1, iclr_slot1;
- volatile u64 __pad8[0x7];
-/*0x3488*/ volatile u32 _ucs2, iclr_slot2;
- volatile u64 __pad9[0x7];
-/*0x34c8*/ volatile u32 _ucs3, iclr_slot3;
- volatile u64 __pad10[0x66];
-/*0x3800*/ volatile u32 _ucscsi, iclr_scsi;
-/*0x3808*/ volatile u32 _uceth, iclr_eth;
-/*0x3810*/ volatile u32 _ucbpp, iclr_bpp;
-/*0x3818*/ volatile u32 _ucaudio, iclr_audio;
-/*0x3820*/ volatile u32 _ucpfail, iclr_pfail;
-/*0x3828*/ volatile u32 _uckms, iclr_kms;
-/*0x3830*/ volatile u32 _ucflpy, iclr_flpt;
-/*0x3838*/ volatile u32 _ucshw, iclr_shw;
-/*0x3840*/ volatile u32 _uckbd, iclr_kbd;
-/*0x3848*/ volatile u32 _ucms, iclr_ms;
-/*0x3850*/ volatile u32 _ucser, iclr_ser;
-/*0x3858*/ volatile u64 iclr_unused1;
-/*0x3860*/ volatile u32 _uctim0, iclr_tim0;
-/*0x3868*/ volatile u32 _uctim1, iclr_tim1;
-/*0x3870*/ volatile u32 _ucue, iclr_ue;
-/*0x3878*/ volatile u32 _ucce, iclr_ce;
-/*0x3880*/ volatile u32 _ucserr, iclr_serr;
-/*0x3888*/ volatile u32 _ucpmgmt, iclr_pmgmt;
-
- volatile u64 __pad11[0x6e];
-
- /* Counters/Timers */
-/*0x3c00*/ volatile u64 tim0_cnt;
-/*0x3c08*/ volatile u64 tim0_lim;
-/*0x3c10*/ volatile u64 tim1_cnt;
-/*0x3c18*/ volatile u64 tim1_lim;
-
- volatile u64 __pad12[0x7c];
-
- /* DMA Scoreboard Diagnostic Registers */
-/*0x4000*/ volatile u64 dscore_reg0; /* DMA Scoreboard Diag Reg 0 */
-/*0x4008*/ volatile u64 dscore_reg1; /* DMA Scoreboard Diag Reg 1 */
-
- volatile u64 __pad13[0x7e];
-
- /* SBUS IOMMU Diagnostic Registers */
-/*0x4400*/ volatile u64 sbus_vdiag; /* SBUS VADDR Diagnostic Register */
-/*0x4408*/ volatile u64 sbus_tcompare; /* SBUS IOMMU TLB Tag Compare */
-
- volatile u64 __pad14[0x1e];
-
- /* More IOMMU diagnostic things */
-/*0x4500*/ volatile u64 iommu_lru[16]; /* IOMMU LRU Queue Diagnostic Access */
-/*0x4580*/ volatile u64 iommu_tag[16]; /* IOMMU TLB Tag Diagnostic Access */
-/*0x4600*/ volatile u64 iommu_data[32]; /* IOMMU TLB Data RAM Diag Access */
-
- volatile u64 __pad15[0x20];
-
- /* Interrupt State Diagnostics */
-/*0x4800*/ volatile u64 sbus_istate;
-/*0x4808*/ volatile u64 obio_istate;
-
- volatile u64 __pad16[0xfe];
-
- /* Streaming Buffer Diagnostic Area */
-/*0x5000*/ volatile u64 sbuf_data[128]; /* StrBuffer Data Ram Diagnostic */
-/*0x5400*/ volatile u64 sbuf_errs[128]; /* StrBuffer Error Status Diagnostics */
-/*0x5800*/ volatile u64 sbuf_ptag[16]; /* StrBuffer Page Tag Diagnostics */
-/*0x5880*/ volatile u64 _unusedXXX[16];
-/*0x5900*/ volatile u64 sbuf_ltag[16]; /* StrBuffer Line Tag Diagnostics */
-};
-
-/* SYSIO UPA Port ID */
-#define SYSIO_UPPID_FESC 0xff00000000000000 /* FCode escape, 0xfc */
-#define SYSIO_UPPID_RESV1 0x00fffff800000000 /* Reserved */
-#define SYSIO_UPPID_ENV 0x0000000400000000 /* Cannot generate ECC */
-#define SYSIO_UPPID_ORD 0x0000000200000000 /* One Outstanding Read */
-#define SYSIO_UPPID_RESV2 0x0000000180000000 /* Reserved */
-#define SYSIO_UPPID_PDQ 0x000000007e000000 /* Data Queue size */
-#define SYSIO_UPPID_PRQ 0x0000000001e00000 /* Request Queue size */
-#define SYSIO_UPPID_UCAP 0x00000000001f0000 /* UPA Capabilities */
-#define SYSIO_UPPID_JEDEC 0x000000000000ffff /* JEDEC ID for SYSIO */
-
-/* SYSIO UPA Configuration Register */
-#define SYSIO_UPCFG_RESV 0xffffffffffffff00 /* Reserved */
-#define SYSIO_UPCFG_SCIQ1 0x00000000000000f0 /* Unused, always zero */
-#define SYSIO_UPCFG_SCIQ2 0x000000000000000f /* Requests Queue size (0x2) */
-
-/* SYSIO Control Register */
-#define SYSIO_CONTROL_IMPL 0xf000000000000000 /* Implementation of this SYSIO */
-#define SYSIO_CONTROL_VER 0x0f00000000000000 /* Version of this SYSIO */
-#define SYSIO_CONTROL_MID 0x00f8000000000000 /* UPA Module ID of SYSIO */
-#define SYSIO_CONTROL_IGN 0x0007c00000000000 /* Interrupt Group Number */
-#define SYSIO_CONTROL_RESV 0x00003ffffffffff0 /* Reserved */
-#define SYSIO_CONTROL_APCKEN 0x0000000000000008 /* Address Parity Check Enable */
-#define SYSIO_CONTROL_APERR 0x0000000000000004 /* Incoming System Addr Parerr */
-#define SYSIO_CONTROL_IAP 0x0000000000000002 /* Invert UPA Parity */
-#define SYSIO_CONTROL_MODE 0x0000000000000001 /* SYSIO clock mode */
-
-/* SYSIO ECC Control Register */
-#define SYSIO_ECNTRL_ECCEN 0x8000000000000000 /* Enable ECC Checking */
-#define SYSIO_ECNTRL_UEEN 0x4000000000000000 /* Enable UE Interrupts */
-#define SYSIO_ECNTRL_CEEN 0x2000000000000000 /* Enable CE Interrupts */
-
-/* Uncorrectable Error AFSR, AFAR holds low 40bits of faulting physical address. */
-#define SYSIO_UEAFSR_PPIO 0x8000000000000000 /* Primary PIO is cause */
-#define SYSIO_UEAFSR_PDRD 0x4000000000000000 /* Primary DVMA read is cause */
-#define SYSIO_UEAFSR_PDWR 0x2000000000000000 /* Primary DVMA write is cause */
-#define SYSIO_UEAFSR_SPIO 0x1000000000000000 /* Secondary PIO is cause */
-#define SYSIO_UEAFSR_SDRD 0x0800000000000000 /* Secondary DVMA read is cause */
-#define SYSIO_UEAFSR_SDWR 0x0400000000000000 /* Secondary DVMA write is cause*/
-#define SYSIO_UEAFSR_RESV1 0x03ff000000000000 /* Reserved */
-#define SYSIO_UEAFSR_DOFF 0x0000e00000000000 /* Doubleword Offset */
-#define SYSIO_UEAFSR_SIZE 0x00001c0000000000 /* Bad transfer size is 2**SIZE */
-#define SYSIO_UEAFSR_MID 0x000003e000000000 /* UPA MID causing the fault */
-#define SYSIO_UEAFSR_RESV2 0x0000001fffffffff /* Reserved */
-
-/* Correctable Error AFSR, AFAR holds low 40bits of faulting physical address. */
-#define SYSIO_CEAFSR_PPIO 0x8000000000000000 /* Primary PIO is cause */
-#define SYSIO_CEAFSR_PDRD 0x4000000000000000 /* Primary DVMA read is cause */
-#define SYSIO_CEAFSR_PDWR 0x2000000000000000 /* Primary DVMA write is cause */
-#define SYSIO_CEAFSR_SPIO 0x1000000000000000 /* Secondary PIO is cause */
-#define SYSIO_CEAFSR_SDRD 0x0800000000000000 /* Secondary DVMA read is cause */
-#define SYSIO_CEAFSR_SDWR 0x0400000000000000 /* Secondary DVMA write is cause*/
-#define SYSIO_CEAFSR_RESV1 0x0300000000000000 /* Reserved */
-#define SYSIO_CEAFSR_ESYND 0x00ff000000000000 /* Syndrome Bits */
-#define SYSIO_CEAFSR_DOFF 0x0000e00000000000 /* Double Offset */
-#define SYSIO_CEAFSR_SIZE 0x00001c0000000000 /* Bad transfer size is 2**SIZE */
-#define SYSIO_CEAFSR_MID 0x000003e000000000 /* UPA MID causing the fault */
-#define SYSIO_CEAFSR_RESV2 0x0000001fffffffff /* Reserved */
-
-/* DMA Scoreboard Diagnostic Register(s) */
-#define SYSIO_DSCORE_VALID 0x0040000000000000 /* Entry is valid */
-#define SYSIO_DSCORE_C 0x0020000000000000 /* Transaction cacheable */
-#define SYSIO_DSCORE_READ 0x0010000000000000 /* Transaction was a read */
-#define SYSIO_DSCORE_TAG 0x000f000000000000 /* Transaction ID */
-#define SYSIO_DSCORE_ADDR 0x0000ffffffffff80 /* Transaction PADDR */
-#define SYSIO_DSCORE_SIZE 0x0000000000000030 /* Transaction size */
-#define SYSIO_DSCORE_SRC 0x000000000000000f /* Transaction source */
-
-/* SYSIO SBUS Control Register */
-#define SYSIO_SBCNTRL_IMPL 0xf000000000000000 /* Implementation */
-#define SYSIO_SBCNTRL_REV 0x0f00000000000000 /* Revision */
-#define SYSIO_SBCNTRL_RESV1 0x00c0000000000000 /* Reserved */
-#define SYSIO_SBCNTRL_DPERR 0x003f000000000000 /* DMA Write Parity Error */
-#define SYSIO_SBCNTRL_RESV2 0x0000800000000000 /* Reserved */
-#define SYSIO_SBCNTRL_PPERR 0x00007f0000000000 /* PIO Load Parity Error */
-#define SYSIO_SBCNTRL_RESV 0x000000fffffff800 /* Reserved */
-#define SYSIO_SBCNTRL_FAST 0x0000000000000400 /* Enable Fast-SBUS mode. */
-#define SYSIO_SBCNTRL_WEN 0x0000000000000200 /* Power Mgmt Wake Enable */
-#define SYSIO_SBCNTRL_EEN 0x0000000000000100 /* SBUS Error Interrupt Enable */
-#define SYSIO_SBCNTRL_RESV3 0x00000000000000c0 /* Reserved */
-#define SYSIO_SBCNTRL_AEN 0x000000000000003f /* SBUS DVMA Arbitration Enable */
-
-/* SYSIO SBUS AFSR, AFAR holds low 40 bits of physical address causing the fault. */
-#define SYSIO_SBAFSR_PLE 0x8000000000000000 /* Primary Late PIO Error */
-#define SYSIO_SBAFSR_PTO 0x4000000000000000 /* Primary SBUS Timeout */
-#define SYSIO_SBAFSR_PBERR 0x2000000000000000 /* Primary SBUS Error ACK */
-#define SYSIO_SBAFSR_SLE 0x1000000000000000 /* Secondary Late PIO Error */
-#define SYSIO_SBAFSR_STO 0x0800000000000000 /* Secondary SBUS Timeout */
-#define SYSIO_SBAFSR_SBERR 0x0400000000000000 /* Secondary SBUS Error ACK */
-#define SYSIO_SBAFSR_RESV1 0x03ff000000000000 /* Reserved */
-#define SYSIO_SBAFSR_RD 0x0000800000000000 /* Primary was late PIO read */
-#define SYSIO_SBAFSR_RESV2 0x0000600000000000 /* Reserved */
-#define SYSIO_SBAFSR_SIZE 0x00001c0000000000 /* Size of transfer */
-#define SYSIO_SBAFSR_MID 0x000003e000000000 /* MID causing the error */
-#define SYSIO_SBAFSR_RESV3 0x0000001fffffffff /* Reserved */
-
-/* SYSIO SBUS Slot Configuration Register(s) */
-#define SYSIO_SBSCFG_RESV1 0xfffffffff8000000 /* Reserved */
-#define SYSIO_SBSCFG_SADDR 0x0000000007ff0000 /* Segment Address (PA[40:30]) */
-#define SYSIO_SBSCFG_CP 0x0000000000008000 /* Bypasses are cacheable */
-#define SYSIO_SBSCFG_ETM 0x0000000000004000 /* Ext Transfer Mode supported */
-#define SYSIO_SBSCFG_PE 0x0000000000002000 /* SBUS Parity Checking Enable */
-#define SYSIO_SBSCFG_RESV2 0x0000000000001fe0 /* Reserved */
-#define SYSIO_SBSCFG_BA64 0x0000000000000010 /* 64-byte bursts supported */
-#define SYSIO_SBSCFG_BA32 0x0000000000000008 /* 32-byte bursts supported */
-#define SYSIO_SBSCFG_BA16 0x0000000000000004 /* 16-byte bursts supported */
-#define SYSIO_SBSCFG_BA8 0x0000000000000002 /* 8-byte bursts supported */
-#define SYSIO_SBSCFG_BY 0x0000000000000001 /* IOMMU Bypass Enable */
-
-/* IOMMU things defined fully in asm-sparc64/iommu.h */
-
-/* Streaming Buffer Control Register */
-#define SYSIO_SBUFCTRL_IMPL 0xf000000000000000 /* Implementation */
-#define SYSIO_SBUFCTRL_REV 0x0f00000000000000 /* Revision */
-#define SYSIO_SBUFCTRL_DE 0x0000000000000002 /* Diag Mode Enable */
-#define SYSIO_SBUFCTRL_SB_EN 0x0000000000000001 /* Streaming Buffer Enable */
-
-/* Streaming Buffer Page Invalidate/Flush Register */
-#define SYSIO_SBUFFLUSH_ADDR 0x00000000ffffe000 /* DVMA Page to be flushed */
-#define SYSIO_SBUFFLUSH_RESV 0x0000000000001fff /* Ignored bits */
-
-/* Streaming Buffer Flush Synchronization Register */
-#define SYSIO_SBUFSYNC_ADDR 0x000001fffffffffc /* Physical address to update */
-#define SYSIO_SBUFSYNC_RESV 0x0000000000000003 /* Ignored bits */
-
-/* SYSIO Interrupt mapping register(s). */
-#define SYSIO_IMAP_VALID 0x80000000 /* This enables delivery. */
-#define SYSIO_IMAP_TID 0x7c000000 /* Target ID (MID to send it to) */
-#define SYSIO_IMAP_RESV 0x03fff800 /* Reserved. */
-#define SYSIO_IMAP_IGN 0x000007c0 /* Interrupt Group Number. */
-#define SYSIO_IMAP_INO 0x0000003f /* Interrupt Number Offset. */
-#define SYSIO_IMAP_INR 0x000007ff /* Interrupt # (Gfx/UPA_slave only)*/
-
-/* SYSIO Interrupt clear pseudo register(s). */
-#define SYSIO_ICLR_IDLE 0x00000000 /* Transition to idle state. */
-#define SYSIO_ICLR_TRANSMIT 0x00000001 /* Transition to transmit state. */
-#define SYSIO_ICLR_RESV 0x00000002 /* Reserved. */
-#define SYSIO_ICLR_PENDING 0x00000003 /* Transition to pending state. */
-
-/* SYSIO Interrupt Retry Timer register. */
-#define SYSIO_IRETRY_LIMIT 0x000000ff /* The retry interval. */
-
-/* SYSIO Interrupt State registers. */
-#define SYSIO_ISTATE_IDLE 0x0 /* No interrupt received or pending */
-#define SYSIO_ISTATE_TRANSMIT 0x1 /* Received, but IRQ not dispatched */
-#define SYSIO_ISTATE_ILLEGAL 0x2 /* Impossible state */
-#define SYSIO_ISTATE_PENDING 0x3 /* Received and dispatched */
-
-/* Two ways to get at the right bits, your choice... note that level
- * zero is illegal. For slots 0 --> 3 the formula for the bit range
- * in the register is:
- *
- * LSB ((SBUS_SLOT X 16) + (SBUS_LEVEL X 2))
- * MSB ((SBUS_SLOT X 16) + (SBUS_LEVEL X 2)) + 1
- *
- * Thus the following macro.
- */
-#define SYSIO_SBUS_ISTATE(regval, slot, level) \
- (((regval) >> (((slot) * 16) + ((level) * 2))) & 0x3)
-
-#define SYSIO_SBUS_ISTATE_S0L1 0x000000000000000c /* Slot 0, level 1 */
-#define SYSIO_SBUS_ISTATE_S0L2 0x0000000000000030 /* Slot 0, level 2 */
-#define SYSIO_SBUS_ISTATE_S0L3 0x00000000000000c0 /* Slot 0, level 3 */
-#define SYSIO_SBUS_ISTATE_S0L4 0x0000000000000300 /* Slot 0, level 4 */
-#define SYSIO_SBUS_ISTATE_S0L5 0x0000000000000c00 /* Slot 0, level 5 */
-#define SYSIO_SBUS_ISTATE_S0L6 0x0000000000003000 /* Slot 0, level 6 */
-#define SYSIO_SBUS_ISTATE_S0L7 0x000000000000c000 /* Slot 0, level 7 */
-#define SYSIO_SBUS_ISTATE_S1L1 0x00000000000c0000 /* Slot 1, level 1 */
-#define SYSIO_SBUS_ISTATE_S1L2 0x0000000000300000 /* Slot 1, level 2 */
-#define SYSIO_SBUS_ISTATE_S1L3 0x0000000000c00000 /* Slot 1, level 3 */
-#define SYSIO_SBUS_ISTATE_S1L4 0x0000000003000000 /* Slot 1, level 4 */
-#define SYSIO_SBUS_ISTATE_S1L5 0x000000000c000000 /* Slot 1, level 5 */
-#define SYSIO_SBUS_ISTATE_S1L6 0x0000000030000000 /* Slot 1, level 6 */
-#define SYSIO_SBUS_ISTATE_S1L7 0x00000000c0000000 /* Slot 1, level 7 */
-#define SYSIO_SBUS_ISTATE_S2L1 0x0000000c00000000 /* Slot 2, level 1 */
-#define SYSIO_SBUS_ISTATE_S2L2 0x0000003000000000 /* Slot 2, level 2 */
-#define SYSIO_SBUS_ISTATE_S2L3 0x000000c000000000 /* Slot 2, level 3 */
-#define SYSIO_SBUS_ISTATE_S2L4 0x0000030000000000 /* Slot 2, level 4 */
-#define SYSIO_SBUS_ISTATE_S2L5 0x00000c0000000000 /* Slot 2, level 5 */
-#define SYSIO_SBUS_ISTATE_S2L6 0x0000300000000000 /* Slot 2, level 6 */
-#define SYSIO_SBUS_ISTATE_S2L7 0x0000c00000000000 /* Slot 2, level 7 */
-#define SYSIO_SBUS_ISTATE_S3L1 0x000c000000000000 /* Slot 3, level 1 */
-#define SYSIO_SBUS_ISTATE_S3L2 0x0030000000000000 /* Slot 3, level 2 */
-#define SYSIO_SBUS_ISTATE_S3L3 0x00c0000000000000 /* Slot 3, level 3 */
-#define SYSIO_SBUS_ISTATE_S3L4 0x0300000000000000 /* Slot 3, level 4 */
-#define SYSIO_SBUS_ISTATE_S3L5 0x0c00000000000000 /* Slot 3, level 5 */
-#define SYSIO_SBUS_ISTATE_S3L6 0x3000000000000000 /* Slot 3, level 6 */
-#define SYSIO_SBUS_ISTATE_S3L7 0xc000000000000000 /* Slot 3, level 7 */
-
-/* For OBIO devices things are a bit different, you just have to know what
- * you are looking for.
- */
-#define SYSIO_OBIO_ISTATE_SCSI 0x0000000000000003 /* Scsi */
-#define SYSIO_OBIO_ISTATE_ETH 0x000000000000000c /* Ethernet */
-#define SYSIO_OBIO_ISTATE_PP 0x0000000000000030 /* Parallel Port */
-#define SYSIO_OBIO_ISTATE_AUDIO 0x00000000000000c0 /* Sun Audio */
-#define SYSIO_OBIO_ISTATE_PFAIL 0x0000000000000300 /* Power Fail */
-#define SYSIO_OBIO_ISTATE_KBMS 0x0000000000000c00 /* kbd/mouse/serial */
-#define SYSIO_OBIO_ISTATE_FLPY 0x0000000000003000 /* Floppy Controller */
-#define SYSIO_OBIO_ISTATE_SPHW 0x000000000000c000 /* Spare HW */
-#define SYSIO_OBIO_ISTATE_KBD 0x0000000000030000 /* Keyboard */
-#define SYSIO_OBIO_ISTATE_MS 0x00000000000c0000 /* Mouse */
-#define SYSIO_OBIO_ISTATE_SER 0x0000000000300000 /* Serial */
-#define SYSIO_OBIO_ISTATE_TIM0 0x0000000000c00000 /* Timer 0 */
-#define SYSIO_OBIO_ISTATE_TIM1 0x0000000003000000 /* Timer 1 */
-#define SYSIO_OBIO_ISTATE_UE 0x000000000c000000 /* Uncorrectable Err */
-#define SYSIO_OBIO_ISTATE_CE 0x0000000030000000 /* Correctable Err */
-#define SYSIO_OBIO_ISTATE_SERR 0x00000000c0000000 /* SBUS Err */
-#define SYSIO_OBIO_ISTATE_PMGMT 0x0000000300000000 /* Power Management */
-#define SYSIO_OBIO_ISTATE_RSVI 0x0000000400000000 /* Reserved Int */
-#define SYSIO_OBIO_ISTATE_EUPA 0x0000000800000000 /* Expansion UPA (creator) */
-#define SYSIO_OBIO_ISTATE_RESV 0xfffffff000000000 /* Reserved... */
-
-/* SYSIO Counter and Limit registers are documented in timer.h as these
- * are generic SUN4U things.
- */
-
-/* SYSIO Performance Monitor Control register. */
-#define SYSIO_PCNTRL_CLR1 0x0000000000008000 /* Clear SEL1 counter */
-#define SYSIO_PCNTRL_SEL1_SDR 0x0000000000000000 /* SEL1: Streaming DVMA reads */
-#define SYSIO_PCNTRL_SEL1_SDW 0x0000000000000100 /* SEL1: Streaming DVMA writes */
-#define SYSIO_PCNTRL_SEL1_CDR 0x0000000000000200 /* SEL1: Consistent DVMA reads */
-#define SYSIO_PCNTRL_SEL1_CDW 0x0000000000000300 /* SEL1: Consistent DVMA writes */
-#define SYSIO_PCNTRL_SEL1_TMISS 0x0000000000000400 /* SEL1: IOMMU TLB misses */
-#define SYSIO_PCNTRL_SEL1_SMISS 0x0000000000000500 /* SEL1: Streaming Buffer misses */
-#define SYSIO_PCNTRL_SEL1_SDC 0x0000000000000600 /* SEL1: SBUS dvma cycles */
-#define SYSIO_PCNTRL_SEL1_DB 0x0000000000000700 /* SEL1: DVMA bytes transferred */
-#define SYSIO_PCNTRL_SEL1_IRQ 0x0000000000000800 /* SEL1: Interrupts */
-#define SYSIO_PCNTRL_SEL1_UIN 0x0000000000000900 /* SEL1: UPA IRQ NACK's */
-#define SYSIO_PCNTRL_SEL1_PRD 0x0000000000000a00 /* SEL1: PIO reads */
-#define SYSIO_PCNTRL_SEL1_PWR 0x0000000000000b00 /* SEL1: PIO writes */
-#define SYSIO_PCNTRL_SEL1_SRR 0x0000000000000c00 /* SEL1: SBUS reruns */
-#define SYSIO_PCNTRL_SEL1_SPIO 0x0000000000000d00 /* SEL1: SYSIO PIO cycles */
-#define SYSIO_PCNTRL_CLR0 0x0000000000000080 /* Clear SEL0 counter */
-#define SYSIO_PCNTRL_SEL0_SDR 0x0000000000000000 /* SEL0: Streaming DVMA reads */
-#define SYSIO_PCNTRL_SEL0_SDW 0x0000000000000001 /* SEL0: Streaming DVMA writes */
-#define SYSIO_PCNTRL_SEL0_CDR 0x0000000000000002 /* SEL0: Consistent DVMA reads */
-#define SYSIO_PCNTRL_SEL0_CDW 0x0000000000000003 /* SEL0: Consistent DVMA writes */
-#define SYSIO_PCNTRL_SEL0_TMISS 0x0000000000000004 /* SEL0: IOMMU TLB misses */
-#define SYSIO_PCNTRL_SEL0_SMISS 0x0000000000000005 /* SEL0: Streaming Buffer misses */
-#define SYSIO_PCNTRL_SEL0_SDC 0x0000000000000006 /* SEL0: SBUS dvma cycles */
-#define SYSIO_PCNTRL_SEL0_DB 0x0000000000000007 /* SEL0: DVMA bytes transferred */
-#define SYSIO_PCNTRL_SEL0_IRQ 0x0000000000000008 /* SEL0: Interrupts */
-#define SYSIO_PCNTRL_SEL0_UIN 0x0000000000000009 /* SEL0: UPA IRQ NACK's */
-#define SYSIO_PCNTRL_SEL0_PRD 0x000000000000000a /* SEL0: PIO reads */
-#define SYSIO_PCNTRL_SEL0_PWR 0x000000000000000b /* SEL0: PIO writes */
-#define SYSIO_PCNTRL_SEL0_SRR 0x000000000000000c /* SEL0: SBUS reruns */
-#define SYSIO_PCNTRL_SEL0_SPIO 0x000000000000000d /* SEL0: SYSIO PIO cycles */
-
-/* SYSIO Performance Monitor Counter register. */
-#define SYSIO_PCOUNT_CNT0 0xffffffff00000000 /* Counter zero */
-#define SYSIO_PCOUNT_CNT1 0x00000000ffffffff /* Counter one */
-
-#endif /* !(__SPARC64_SYSIO_H) */
FUNET's LINUX-ADM group, linux-adm@nic.funet.fi
TCL-scripts by Sam Shen (who was at: slshen@lbl.gov)